, Lock-in amplifier with a high common-mode rejection ratio in the range of 0.02
INTRODUCTION
One of the classic problems of instrumentation is the comparison of alternating voltage amplitudes [1] - [4] . Inductive voltage dividers (IVDs) are usually used for precision AC [5] - [11] ratio measurements. To calibrate IVD ratio KIVD errors, the calibrated IVD referencing method is the most widely used [12] , [13] . For example, this method is used in the National Institute of Standards and Technology (NIST, USA) to calibrate decade IVDs (54120С -54131С services) in the range of 50 Hz to 20000 Hz [14] . In the calibration process, an IVD ratio is compared with a ratio from a reference IVD using the differential method of measurement. Comparisons of two AC voltages vx(t) and v0(t) with the same frequency ω lock-in amplifiers with a differential input (LIADI) are usually applied. [15] , [16] . LIADI defines the measurement precision and permits the separation of a low differential signal from a high common-mode interfering signal.
А block diagram of a measuring IVD ratio error using the LIADI system is shown in Figure 1 . Figure 2 shows a block diagram of a simple LIADI. According to the scheme, the amplitudes of in-phase signals vx(t) and v0(t) are compared, the signal is then amplified and the signal difference detected.
Lock-in amplifiers are mainly used in physical and chemical sensing applications [17] - [26] . However, LIADI inputs are also used for calibration measurement instruments [15] , [16] , [27] .
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Δv(t) Δv(t)·vref(t) Figure 2 . A simple lock-in amplifier with a differential input (a basic LIADI).
ABSTRACT
The paper presents a new lock-in amplifier with a differential input. The lock-in amplifier has a high common-mode rejection ratio of 200 dB at 1 kHz and 160 dB in the frequency range of 20 Hz to 100 kHz. A method for extending the dynamic range of comparing signals is suggested. The experimental results of metrological characteristic tests are discussed.
where U is the multiplier denominator voltage, V; V0m and Vxm are the compared signals amplitudes, V; Vrefm is the reference voltage; V; φ0, φx, are the compared signal phases, rad; φref is the reference signal phase, rad; and CMRR is the common-mode rejection ratio.
As shown in equation (1), the signal amplitude difference ΔV has an error that depends on the phase shifts of the input signals φx, and φ0 is a common-mode rejection ratio and phase shift of reference signal φref.
[16] and [27] explain the possibility of reducing the error of measuring the absolute difference between the compared voltages induced by a phase error.
In this current work, methods of reducing the errorconditioned measurements by using the finite value of the common-mode rejection ratio in a LIADI are suggested. A new circuit is proposed for the input stage of the LIADI input based on an instrumentation amplifier and a voltage follower.
THE COMMON-MODE REJECTION RATIO FOR IVDS
Requirements for the common-mode rejection ratio can be improved, specifically when the verification and calibration of the IVD at a 1-10 nV maximum resolution of the lock-in amplifier within the medium frequency range at the upper level of 10√2 V of the compared voltage dynamic range [28] - [30] .
The instrumentation amplifier application is the standard method for input differential signal extraction.
The output voltage is determined by equation (2) because its response delay can be neglected in frequency range
where Ad is the differential-mode gain; Ac is the commonmode gain; Vd is the differential voltage, V; and Vc is the common-mode voltage, V.
The finite value of CMRR is determined by the value of relative error с. In this case, the ultimate requirements for
According to equation (3), the common-mode rejection is (200-220) dB at с = 0.1, but it is not realised in commercially available lock-in amplifiers. Other important characteristics of a lock-in amplifier that must be taken into account are the bandwidth, high input impedance at measurement inputs, high stability, and low nonlinearity of the differential signal gain. For example, one of the best commercially available lock-in amplifiers, SR830 of Stanford Research Systems, has a common-mode rejection of 100 dB up to 10 kHz, decreasing by 6 dB per octave above 10 kHz, and an input impedance 10 MOhm//25 pF [31] . In [32] , a special guarded vector voltmeter (a lock-in amplifier) with a bootstrapping-guarding technique [33] is proposed for the calibration of the IVD. It has a high common-mode rejection of 180 dB at 1 kHz. With our IVD [28] , we must compare voltages of up to 10·2 V with a resolution of up to 10 nV at a frequency of 1 kHz. Therefore, by means of the lock-in amplifier, a common-mode rejection of about 200 dB should be obtained.
We suggest the use of the instrumentation amplifier in its integrated form with a programmable gain ratio for IVD comparison. In such amplifiers, CMRR does not depend on the output impedance of the compared signal sources because its dependence on the internal impedances of the cascaded instrumentation amplifier is technologically minimised. After analysing the parameters of the different instrumentation amplifiers performed for the differential signal extraction, Texas Instrument PGA207 has been chosen [34] .
However, PGA207 and similar amplifiers have a low common-mode rejection of 100 dB at Ad = 10. Experimental studies of CMRR on eight PGA207 samples were carried out. Equal values of voltage (5 V) were applied to both the PGA207 inputs, and the value of voltage ΔV by the lock-in amplifier SR830 was measured on the PGA207 output at Ad = 10.
All tests were undertaken three times for each frequency at an environment temperature of 22±2 С. The common-mode signal rejection ratio was calculated by
The results of the experimental studies ( Figure 3 ) of the PGA207 instrumentation amplifier have confirmed the low value of the common-mode rejection ratio and have shown significant dispersion of the common-mode rejection ratio from sample to sample.
In summary, it has been shown, both theoretically and empirically, that the circuit technique must be used for further increasing the common-mode rejection.
APPLICATION OF TRACKING POWER SUPPLY TO DIFFERENTIAL SIGNAL EXTRACTION
The common-mode rejection in lock-in amplifiers can be increased by the addition of the voltage follower to the scheme, as shown in Figure 4 , which provides the tracking power supply of the instrumentation amplifier.
The efficient common-mode rejection ratio is
where Af(t) is the voltage follower voltage gain. The common-mode rejection decrease to 160-180 dB can be achieved within the frequency range of practically inertialess This approach has serious disadvantages. The transmission factor module of the voltage follower and the instrumentation amplifier decreases with the increase in frequency, resulting in the CMRR of the whole circuit [35] .
Thus, we can see the high rejection of the common-mode signal only in the narrow frequency band.
Tracking a power supply circuit with the use of a voltage follower also provides an increase in the input impedance of the measuring channels in the wide frequency range, especially the vx channel of the instrumentation amplifier. Figure 5 shows the novel technical implementation of the input stage of the lock-in amplifier that is used for tracking the symmetrical power supply of the instrumentation amplifier. The connection circuit of the instrumentation amplifier is presented in Figure 6 .
The high-quality operating amplifier (DA1) in the voltage follower circuit, as shown in Figure 5 , must be used to solve the posed problem.
This amplifier is provided with an acceptable voltage profile of no less than ±18 V of the tracking symmetrical power supply and is presented by OP285. A conventional representation ( Figure 5 ) of the uncomplemented input supply of this amplifier is conditioned by means of the flexible diode protection circuit of the voltage follower inputs in a number of cases so as to provide its normal quiescent mode at the disconnection of a signal source.
The effect of cable capacitance is reduced due to the suspension of their braiding to the voltage follower input ( Figure 6 ).
As shown in Figure 6 , the output signal is to be obtained relative to the original ground. It can be carried out, at least, by using optical or transformer isolation. The first method leads to an abrupt loss of sensitivity due to the properties of diode optrons. Therefore, the second method is more expedient.
INVESTIGATION OF THE DIFFERENTIAL SIGNAL EXTRACTION CIRCUIT
The differential signal extraction circuit (see Figure 5 and Figure 6 ) was simulated in the Multisim software, applying common-mode input signals with amplitudes V0m = Vxm = 10·2 V. The frequency dependences of the CMRR from |Af(t)|, phase Af(t), and output voltage amplitude |Δv(t)| were estimated. The results of the simulation are shown in Table 1 .
The proposed circuit permits increasing the common-mode rejection up to 141 to 220 dB at a frequency range of up to 100 kHz (see Table 1 ).
The obtained resolution is <1 nV in the frequency range of up to 10 kHz, <10 nV in the frequency range of up to 20 kHz, <100 nV in the frequency range of up to 60 kHz, and <1000 nV in the frequency range of up to 100 kHz.
The differential signal extraction circuit implementation is shown in Figure 7 . The experimental investigation setup for the differential signal extraction circuit is shown in Figure 8 .
The CH0 output of the Fluke 5520A calibrator supplied a voltage of 10·2 V and a frequency of 1 kHz. The same signal was applied to the DI-3m [28] inductive divider with a ratio of 0.100000. The ΔV values were measured at the lock-in amplifier SR830 resolution up to 2 nV, five times for 35 different frequencies (Figure 8 ). The common-mode rejection of the differential signal extraction circuit is calculated as
where 102 is calibrator Fluke 5520A nominal voltage, V. Figure 9 shows the implementation of the differential signal extraction scheme that allows us to increase the common-mode rejection up to 100 to 190 dB at a frequency range of up to 100 kHz. The obtained maximum resolution is <10 nV in the frequency range of up to 1 kHz.
The sample and hold circuit can be added to the lock-in amplifier for achieving the required common-mode rejection. One of the technical realisations of the sample and hold circuit for the lock-in amplifier us described in [35] . Experimental investigations for differential signal extraction circuit with sample and hold circuit [35] are also provided by the scheme shown in Figure 8 . The results of the differential signal extraction circuit experimental investigation with sample and hold circuit are shown in Figure 10 . Figure 10 shows the implementation of a differential signal extraction circuit with sample and hold circuit, which allows us to increase the common-mode rejection up to 125 to 215 dB in a frequency range of up to 100 kHz. The obtained maximum resolution is < 1 nV in the frequency range of up to 1 kHz and < 10000 nV in the frequency range of up to 100 kHz.
NEW LIADI

Block schematic
The new LIADI structure, which uses a developed differential signal extraction circuit with sample and hold circuit, is introduced. A block diagram of the new LIADI is shown in Figure 11 .
The LIADI consists of a voltage follower (VF); an instrumentation amplifier (IA); a programmable gain amplifier (PGA), a synchronous detector (SD); a low-pass filter (LPF); a sample and hold device (SH); an analogue-to-digital converter (ADC); and a microcontroller (MC).
The VF is assembled on the OP285 and PGA207 ICs; the PGA207 also accommodates IA, PGA, and SH. The synchronous detector is based on the AD734 IC, and its denominator voltage is set close to 1 V for improved sensitivity [36] . The LPF has a cut-off frequency of 0.2 Hz and is based on the OP270 IC. To achieve a uniform transient response, we use a third-order Bessel filter.
The LIADI can automatically be calibrated to reduce the effect of a residual in-phase component on the LPF output. To calibrate, the same voltage v0(t) is applied on both the inputs of the differential signal extraction scheme (Figure 4 ). The output voltage is stored in the SH and serves as a correction during measurements.
The ADC is assembled on the MAX110 IC. An MC (ATmega128) controls the operation of the LIADI's PGA, implements an additional digital filter, and indicates the measurement results. 
LIADI input resistance
The characteristics of the LIADI are measured experimentally using the DI-3m [28] reference divider. The DI3m has auxiliary and main outputs connected to the output of the first decade (Out.1) and the minor decade (Out.2).
A Vx channel input resistance was determined using the Fluke 5520 A calibrator with a two-step indirect measurement method ( Figure 12 ). The calibrator's main (CH0) and auxiliary (CH1) outputs supplied the 1 kHz sinusoidal voltage of 10√2 V and 5√2 V, respectively. The ratio KIVD of the DI-3m was set to 0.100000.
First, the same signal was applied to the V0 and Vx inputs to calibrate the LIADI. Second, the input Vx was connected via a precision reference resistance R of 1 kΩ (USF340 1.00K 0.01 % 5 ppm/°C [37] ), and the voltage difference ΔV was recorded according to the data provided by the LIADI indicator.
The LIADI input resistance was calculated according to
where VIN is the calibrator output voltage CH0, V. The V0 channel-based input resistance was determined in a similar way, connecting the input V0 via reference resistor R. The difference in voltages ΔV was recorded.
The calculated input resistances are given in Table 2 .
The LIADI resolution
The LIADI resolution was determined according to the scheme shown in Figure 13 .
To measure the LIADI resolution, the indirect measurement method was used. The IVD DI-3m working calibration standard was used to set up nominal voltage VDI3m between outputs 1 and 2. The voltage difference ΔV was recorded according to the data provided by the LIADI indicator.
The CH0 and CH1 outputs of the calibrator supplied voltages of 10√2 V and 5√2 V, respectively, with a frequency of 1 kHz. The DI-3m ratio of output 1 was set to 0.100000. To determine resolutions 10 nV, 100 nV, and 1 µV, the IVD ratio of output 2 was varied in the range of 0.100001 to 0.100005. To determine resolution 10 µV, the IVD ratio of output 2 was varied in the range of 0.100010 to 0.100050. The LIADI relative deviation was calculated according to ( ) 
where VDI3m is the IVD DI-3m nominal voltage between outputs 1 and 2, V. The results of the measurements are presented in Table 3 .
LIADI dynamic range
The dynamic range of the compared voltages was defined according to the scheme shown in Figure 13 . Again, the CH0 and CH1 outputs of the calibrator supplied voltages of 10√2 V and 5√2, respectively, with a frequency of 1 kHz. The DI-3m ratio of output 1 was set to 0.999999. The IVD ratio of output 2 was varied in the range of 0.999998 to 0.999994. ΔV values were measured at the LIADI resolution of 100 nV. The LIADI relative deviation was calculated according to equation (8) .
The minimum amplitude of the compared voltages was determined with similar calibrator settings. The DI-3m ratio of output 1 was set to 0.000000. The IVD ratio of output 2 was varied in the range of 0.000001 to 0.000005. ΔV values were measured at the LIADI resolution of 100 nV. Again, the LIADI relative deviation was calculated according to equation (8) .
The results of the measurements are presented in Table 4 . Figure 13 . Diagram of the setup for resolution measurement. 
LIADI frequency range
The frequency range of the compared voltages was defined according to the scheme in Figure 14 . Again, the CH0 output of the calibrator supplied a voltage of 10√2 V with a frequency of 1 kHz. The same signal was applied to the second DI-3m IVD2 with a ratio of 0.500000. The IVD1 ratio of outputs 1 and 2 was set to 0.100000 and 0.100005, respectively, to compare the voltage amplitude of about 1√2 V. The ΔV values were measured at the LIADI resolution of 100 nV for ten different frequencies ( Table 5) .
The relative frequency deviation of the LIADI readings was calculated accordingly:
100,
where ΔVf (1) and ΔVf are IVD out-of-balance voltages at frequencies of 1 kHz and f, V. Next, we set the IVD1 ratio of outputs 1 and 2 to 0.001000 and 0.001005, respectively, to compare the voltage amplitude of about 0.01√2 V. The measurements were repeated.
The results of the frequency range measurements are given in Table 5 .
The measurements show that for all of the frequency range of 0.02 to 100 kHz, the relative error of comparison is less than 5 % (Table 5 ).
LIADI common-mode rejection
The common-mode rejection was defined according to the scheme in Figure 15 . Again, the CH0 output of the calibrator supplied a voltage of 10√2 V with a frequency of 1 kHz. The same signal was applied to the DI-3m with a ratio of 0.500000. The ΔV values were measured at the LIADI resolution of 10 nV for 20 different frequencies ( Table 6 ).
The common-mode rejection of the LIADI was calculated according to equation (6).
CONCLUSION
In this article, we have proposed a new scheme for a lock-in amplifier with a differential input, LIADI. The amplifier is based on two instrumentation amplifiers and a voltage follower and has a common-mode rejection that is better than 200 dB at Figure 15 . Diagram of the setup for measurement of the common-mode rejection ratio. Table 6 . Common-mode rejection ratio. 
